High Voltage CMOS control interface for astronomy—Grade charged coupled devices
نویسندگان
چکیده
منابع مشابه
A universal CMOS voltage interface circuit
| A CMOS interface circuit to transfer a digital signal between two circuits of di erent supply voltages is described. The interface can be used, for example, between 3 volt and 5 volt or higher voltage families. The principal characteristics of the interface circuit are: no static power dissipation, high speed, and high speed bu ering [1].
متن کاملHigh - Voltage CMOS Process Technology
Fuji Electric has developed processes to fabricate ICs. The process satisfies demands for a display driver IC of up to about 100V for a liquid crystal display (LCD), plasma display panel (PDP) and vacuum fluorescent display (VFD). The power control IC has up to about 40V of high voltage and high current analog signal control. The ICs are fabricated using the CMOS (complementary MOS) oxide isola...
متن کاملThe Stacking of CMOS Photovoltaic Devices by Localized Substrate Removal for High Voltage Generation
Voltage boosting from CMOS photovoltaic device (PV) is achieved by implementing multiple PV units on single CMOS chip and are series connected by an external integrated passive device. Localized substrate removal process is developed to electrically isolate the PV units. Four-cell cascaded CMOS PV module provides an open-circuit voltage of 2.05 V while maintaining its superior PV performance.
متن کاملHighly Efficient Cmos Integrated Interface Circuit for High Voltage Piezoelectric Generators
This work presents a CMOS integrated interface circuit (IIC) enabling highly efficient energy transfer from piezoelectric generators (PGs) to a storage element, e.g. a large capacitor. Due to the low power consumption of 4.7 μW assuming a supply voltage of 2.5 V, the IIC can be supplied totally by the storage capacitor. The storage capacitor can be passively charged via a bypassing circuit if i...
متن کاملNew Voltage Level Shifting Circuits for High Performance CMOS Interface Applications
A new design method for high performance level shifting circuits is presented in this paper. We propose two level shifting circuits that reduce problems that exist in complementary level shifting circuits described previously. Using HSPICE parameters of a 0.35um CMOS process, simulations have been performed under various capacitive loading and operating conditions. The simulation results show t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Instrumentation
سال: 2008
ISSN: 1748-0221
DOI: 10.1088/1748-0221/3/08/p08004